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Abstract— Single event latchup (SEL) in a 65 nm CMOS SRAM technology is observed and sensitivity is shown to be a 
strong function of lateral beam orientation, angle of incidence, and temperature.  The significance of these results are 
discussed and the foundation for a predictive model of SEL is laid out for use with the MRED tool.  
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I. INTRODUCTION 
ingle event latchup (SEL) has been observed on a range of different devices over the past three decades [1-9]. 
With devices scaling to smaller dimensions, there are competing factors influencing device SEL susceptibility. 
Shrinking device sizes reduce the amount of radiation-induced charge deposition necessary to perturb electric fields 
into possible latching conditions is correspondingly reduced. This has led to some concern that circuits may become 
more susceptible to SEL with scaling [9-13]. In contrast to this trend toward increasing vulnerability, the scaling 
trend of electrical characteristics relevant to latchup for new technology nodes works in the system designer’s favor 
[14]. This opposing trend is as follows: With the increases in doping needed for scaling, the gain product of the two 
parasitic transistors involved in the latchup process tends to decrease, dominating the increase in gain product that is 
caused by reducing the effective base width of the parasitic transistors.  In addition to this, the constant reduction of 
operating voltages for deep-submicron CMOS makes it more likely that the power supply for the circuit will fail to 
support the electrical latchup holding voltage.  While this trend may mean that latchup will be of less concern in fu-
ture technologies, the presence of the factors that increase vulnerability makes it imperative to assume latchup sus-
ceptibility at new nodes until they are electrically characterized, tested in a radiation environment, and simulated 
throughout the range of expected operating temperatures. Researchers have shown that a simple test of the electrical 
holding voltages, gain products, and holding currents or radiation exposure at room temperature may not be suffi-
ciently rigorous [14-18]. That is, for a given application, the range of environmental temperatures must be consid-
ered. Recent publications have examined the effects of temperature and angle of incidence for protons and heavy ions 
on latchup [12, 16]. Experimental results show the influence of both temperature and angle of incidence on latchup 
cross-section in SRAMs.  
S 
TCAD tools have proven useful in understanding electrical and single event latchup phenomena as it relates 
to the 65 nm technology used here.  In particular, the regular repeating layout of an SRAM provides a unique oppor-
tunity to examine the effects of temperature, LET, and strike orientation on SEL in a highly integrated device.  Addi-
tionally, previous TCAD simulations by this author [15] have indicated a strong directionality based on the lateral 
orientation of the beam (the azimuthal angle instead of the more prominently used zenith).  The results of those simu-
lations motivated the experimental work published herein. This experimental data serves three purposes: 1) Deter-
mining if any of the test devices are SEL-vulnerable to heavy ions, 2) Testing the hypothesis set forth in previous 
work [15] that SEL should have a strong directionality with changes in azimuthal angle of the beam orientation, and 
3) Generating data to bound the SEL response and to allow for the creation and calibration of a predictive model for 
SEL. 
Here we present the first experimental observation of single-event latchup in 65 nm CMOS SRAMs.  Ex-
perimental data are provided, first principles and technology and computer aided design (TCAD) simulations are 
used to explain the results, and a methodology for the development of a predictive SEL model is discussed.   
II. DEVICE STRUCTURES 
The SRAM device under test (DUT) for these experiments consisted of eight separate 1Mbit memory banks: 
4x high density banks, 2x high performance banks, and 2x normal banks.  The normal banks were also high density 
but were of a lesser density than the four high density banks. To characterize the devices properly for SEL, no I/O 
buffers were used except for a small amount of decoding circuitry. SRAM voltages were operated with a nominal 1.2 
V VDD and a 1.8 V well bias. The decoding circuitry was operated with 1.2 VDD and a 1.2 V well bias.   
III.  EXPERIMENTAL SETUP 
All tests were performed on the SRAM structures at the Cyclotron Institute at Texas A&M University [19]. 
For the initial heavy-ion SEL tests, the DUT was exposed to 11.3 MeV/nucleon 84Kr with a peak LET of 28.9 
MeV/mg/cm2 at  three different angles (0° normal incidence, 45°, 78.5°). For these tests a thermocouple held the die 
temperature at one of two temperatures (50 °C and 84 °C).  The second set of tests was designed to find the tempera-
ture thresholds at which the DUT became sensitive to a SEL from the chosen ion and strike orientation.  The ions and 
their energies are listed in Table 1. In the second set of tests, either normal incidence or grazing angle strikes (78.5° 
from normal) were used. The grazing angle strikes were directed either perpendicular or parallel to the long direction 
of the N-well and are referred to as the X-grazing and Y-grazing directions, respectively. These beam orientations 
with respect to the DUT are shown in Figure 1 along with a typical SRAM layout. It should be noted that the Y-
grazing bean orientation runs parallel with N-well and P-substrate columns. For each ion/orientation/temperature, the 
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DUT was exposed up to a maximum effective fluence of 1x10-7 particles/cm2 or until latchup was observed. This test 
was repeated at incrementally higher temperatures until latchup was observed. An external power supply was used to 
monitor for large increases in current indicating a latching condition.  
 
 
 
 
 
 
 
Ion  Energy at 
DUT (MeV/u) 
LET 
(MeV/mg/cm2) 
Ne  13.5 2.8 
Ar  12.6 8.6 
Cu  11.5 20.4 
Kr  11.3 28.9 
 
Table 1. List of ions and energies used for SEL testing at the Texas A&M Cyclotron Facility [19]. 
 
 
 
Fig. 1. (a) Layout of a typical SRAM with notation for strike directions; (b) Graphical representation of the three beam orientations relative to 
DUT for SEL temperature threshold testing.  Y-grazing orientation runs parallel to the N-well long dimension and X-grazing orientation runs 
perpendicular to the N-well long dimension.  
 
A. Initial Tests with 84Kr 
During SEU/MBU testing at room temperature, no latchups were seen at effective LETs up to 145 
MeV/mg/cm2. At 50 °C and normal incidence, latchup was observed using the 28.9 MeV/mg/cm2 Kr.  Increases in 
latchup cross-section were seen increasingly grazing angles with higher effective LETs.  For testing at 84 °C, the de-
vice latched very quickly, even at the lowest available flux.  For the grazing angles (45°, 78.5°) and corresponding 
effective LETs of 40.9 and 145 MeV/mg/cm2, the total fluence to cause a latch provides only an upper bound. This is 
because the beam was not automatically shut off when a latchup was observed. The cross-section and total fluence 
are reciprocally related, so the cross sections for the last two data points on the 84 °C cross-section curve are lower 
bounds for.  These two points are noted accordingly in Figure 2.  Results showing large increases in latchup cross 
section with increasing temperature and angle of incidence are consistent with work by other authors [4, 16, 20]. 
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Fig. 2. SEL cross-section of an array of 65 nm SRAMs.  An increase in temperature is seen to increase the SEL cross-section.  The devices did 
not latch at room temperature. 
B. Temperature and LET Thresholds 
Figure 3 shows the measured temperature thresholds for latchup using the four ion species listed in table 1. 
Note that the plotted values are not effective LET, but are the LETs of the ions without adjustment for angle. For the 
2.8 MeV/mg/cm2  neon ions, there was not sufficient deposited energy to latch the SRAMs at normal incidence, even 
at 80 °C. The Y-grazing beam orientation induced a SEL at a temperature 20 °C lower than the X-grazing orienta-
tion, with Y-grazing orientation latching at 45 °C and X-grazing latching at 65 °C. With the 8.6 MeV/mg/cm2 argon 
ions, normal incidence latchup was observed at 70 °C.  For Y-grazing orientation, the thermocouple temperature only 
had to be increased from 22 °C to 26 °C to observe SEL. As with the neon ions, Latchup for the Y-grazing beam ori-
entation occurred at a lower temperature threshold than for X-grazing beam orientation at 26 °C. Using 20.4 
MeV/mg/cm2 copper ions, temperature threshold for normal incidence SEL was reduced to 60 °C from 70 °C with 
argon. For Y-grazing beam orientation, copper ions induced SEL at room temperature (22 °C).  Since this was the 
lowest temperature tested, the threshold is at or below 22 °C. This is designated by the downward arrow attached to 
the Y-grazing data point for copper.  X-grazing orientation was not examined for copper. For the 28.9 MeV/mg/cm2 
Kr atoms, the temperature threshold for normal incidence SEL was decreased to 50 °C. Both Y-grazing and X-
grazing beam orientations caused latchup at 22 °C.  
 
  
 
Fig. 3. SEL temperature thresholds vs. particle LET. The LETs are not adjusted for angle of incidence.  Red circles with arrows indicate thre-
sholds that are at or below the plotted values. 
 
Due to the methodology for finding temperature thresholds at each ion/angle, there is not significant statistical data to 
show latchup cross sections for the test SRAMs.  As described in the experimental setup, the DUT was exposed to a 
fluence of 1x107 cm-2 ions before increasing the die temperature and exposing the DUT to another 1x107 cm-2 ions. 
Figure 4 shows the fluence needed to latch the test part as a function of die temperature for 2.8 MeV/mg/cm2 Ne.  
Data points on the dotted line at 1x107 cm-2 fluence did not latch at the given temperature.  As would be expected, the 
necessary fluence to latch decreases with increasing temperature.  The small rise in fluence to latch between 65 °C 
and 70 °C for the X-grazing strikes is likely an aberration due to taking a single measurement at each temperature. 
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Fig. 4. Fluence to SEL vs. die temperature for 2.8 MeV/mg/cm2 Ne. Y-grazing beam orientation is shown to be significantly more susceptible 
to SEL. 
 
 
 
Fig. 5. Fluence to SEL vs. die temperature for 8.6 MeV/mg/cm2 Ar. Y-grazing beam orientation is shown to be significantly more susceptible 
to SEL. Both Y-grazing and X-grazing beam orientations become much more susceptible to latchup with small increases in die temperature. 
 
Plotting the data for the 8.6 MeV/mg/cm2  argon ion tests yields Figure 5.  For the Y-grazing beam orientation, a sig-
nificant increase in device sensitivity can be seen due to an increase of only 8 °C. A 10 °C increase in die tempera-
ture shows a smaller increase in device sensitivity for X-direction grazing orientation. For the normal incidence argon 
ions, a SEL was detected at 70 °C with 6x109 cm-2 fluence.  
It should be noted that while SEL was observed under exposure to heavy ions, especially given the absence 
of events at room temperature for 2.8 MeV/mg/cm2  neon, the probability of SEL is greatly reduced in the terrestrial 
environment where the LET of most events is far below that of the ions in these tests. In addition, these memories 
were tested extensively for neutron-and proton-induced latchup with no latchup observed.  
IV. DISCUSSION 
These experiments support the hypothesis that the current test standard for SEL is insufficient to characterize 
device response for SEL [15]. Using the current test protocols, these devices could be tested and confirmed to be lat-
chup-immune for 2.8 MeV/mg/cm2  neon below 65 °C if only one grazing angle orientation was tested. Not testing 
for SEL at multiple grazing angles could greatly underestimate SEL rate and in some instances, could result in a part 
that is SEL vulnerable being declared latchup-immune.  
From TCAD simulations in [15] and electrical characterization techniques in [14] using the same 65 nm 
technology as in this experiment, it would be expected that no latchup would be observed at room temperature. The 
following Figure obtained from device simulation using doping profiles from the same technology tested above 
shows the change in the electrical holding voltage of the devices relative to the supply voltages [15].  The simulations 
utilized minimum design-rule source-source (anode-cathode for parasitic latchup) spacing for the technology. The 
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simulated temperature point at which the devices go from latchup immune to latchup susceptible matches the ex-
perimental data provided for electrical latchup shown by Boselli [14] to within ±1 °C. Both of these publications pre-
dict onset of latchup susceptibility at 340K, or 67 °C. These simulations are based on a single temperature throughout 
the device.  
 
 
 
Fig. 6. Latchup vulnerability for 65 nm NPNP device with minimum A-C spacing. Difference in holding voltage and operating voltage vs. 
temperature. The plot is divided into latch-up free and latch-up vulnerable regions. The minimum anode-cathode design-rule spacing for the 
technology was used for the analysis [15] 
 
While the simulation/experimental holding voltage in Figure 6 explains the increases in cross sections and lower LET 
thresholds with increasing temperature, it does not explain the SELs observed using 20.4 Cu and 28.9 Kr ions at 
room temperature using high grazing angles. However, this is explained easily with the understanding that the 
source-source spacing in the high density SRAM cells is only 70% of the minimum design rule spacing for digital 
circuitry.  It should be noted that this isn’t a design mistake. It is a common practice in industry to pack devices more 
tightly in regularly repeating memory arrays than allowed for in design for logic circuitry. In addition, the well and 
substrate resistances seen by sources in the SRAMs are much higher than those seen in the test devices in [14, 15] as 
those devices were 20 µm wide. Given the 30% reduction in the base length of the parasitic bipolar transistors in the 
feedback path and a more favorable biasing condition with increased resistances, the most sensitive devices in the 
SRAM array are vulnerable at room temperature. For simulation and prediction purposes it supposed that only the 4x 
high density SRAM banks are sensitive to SEL for the following reasons: 1) The source-source spacing is signifi-
cantly smaller than in the other banks and 2) The N-well and substrate columns in the layout are narrower, resulting 
in higher resistances.  The combination of those two factors will dominate any SEL response in the SRAM banks. 
The Y-grazing orientation is much more vulnerable than the X-grazing orientation. There are several expla-
nations for this. First, as shown in previous work [15], placing charge along the N-well/Substrate junction near the P-
source of the parasitic silicon-controlled rectifier (SCR) induces latchup with the least amount of charge deposition 
necessary.  Secondly, deposited charge can influence the SEL process from several micrometers away.  The high 
grazing angle and Y-grazing orientation allows for a large amount of charge to be deposited throughout a sensitive 
region that is strongly related to the length and shape of the N-well structure.  
V. TCAD SIMULATION AND PREDICTION METHODOLOGY 
 
To date, a sound predictive model for SEL that considers the physics of the nuclear particles and the dynam-
ics of the latchup process has yet to be published. Alternatively, SEU has been successfully predicted in devices us-
ing charge collection models or charge collection models combined with probabilistic physics modeling [21-37]. It is 
important to understand the distinction between mechanisms for SEL and SEU. For SEU to occur, a sufficient 
amount of charge needs to be collected at a sensitive node, overcoming the stored charge on the node that represents 
a correct datum value.  Thus, SEU is typically modeled using charge collection volumes with varying efficiency 
based upon distance from sensitive nodes and recombination of charge.  For SEL to occur, the charge deposited in a 
region of the device has to create a potential drop sufficient to forward bias the diode represented by the P-source/N-
well or the N-source/P-substrate in a CMOS structure or cause enough current to be passed across nearby well or 
substrate resistances so that another coupled parasitic bipolar is turned on.  For the purposes of modeling, sensitive 
volumes for SEU tend to be clustered around off-state drains.  In contrast, for SEL, much larger sections of the sur-
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rounding well and substrate volumes have to be considered.  In effect, an entire N-well column acts as a base resis-
tance for parasitic PNP bipolar transistors and the entire substrate column acts as a base resistance for parasitic NPN 
transistors.  To create a model for SEL that can be integrated with a probabilistic physics tool such as the MRED 
software developed at Vanderbilt [22, 23, 36, 38-41], four steps are necessary: 1) Calibrate a TCAD model using 
measured electrical characteristics, doping profiles, and layouts, 2) Create a predictive model for determining which 
nodes in an SRAM are sensitive, 3) Model the efficiency with which deposited charge creates latchup based on prox-
imity to the sensitive node using TCAD and accurate doping profiles, and 4) Calibrate the model using existing ex-
perimental data. 
A. TCAD Model Calibration 
For this particular 65 nm process, devices were calibrated using experimentally measured latchup injection 
curves [14] and comparing them to their simulated counterparts [15].  Parameters for mobility, surface recombina-
tion, and crystal orientation were adjusted in order to achieve a good match with experiment.  Using these same pa-
rameters for SRAM simulation allows for a more quantitative view of how devices inside the array perform. 
B. Sensitive node selection 
In order to determine which nodes are sensitive to latchup in an SRAM array, a realistic TCAD simulation is 
used to capture the three dimensional nature of the problem.  This is a technical challenge, because the repeating 
structure of a column in an SRAM array running from tap to tap is on the order of tens of microns.  In order to reach 
convergence on a simulation like this, there has to be an adequate mesh density along the entire N-Well/Substrate 
junction.  As this junction has three distinct sides (see Figure 7) and runs the whole length of the column, the mem-
ory size of the simulation becomes prohibitive.  In order to work around this, resistance is checked for columns of 
different length.  From this, the resistance of the well and substrate sections of the column are determined at a par-
ticular operating temperature.  Once the resistance per unit length is determined, different positions in the SRAM 
column (closer or further away from the well/substrate contacts) can be simulated by simply changing the values of 
resistances at the contacts.  Thus, a smaller simulation volume can be used while still generating accurate results. 
This technique is shown in Figure 7. 
  
 
        
 
Fig. 7. Examination of latchup injection curves in 3D TCAD devices. Two equivalent devices are shown (a) with a full simulated volume 
between well and substrate contacts with P- and N- sources in the middle and (b) with an equivalent simulation using resistances to cut the 
simulation volume in half. (c) Example injection curves for the two devices.
Using this technique, sensitive devices in the array can be mapped as a function of position in the well/substrate and 
device temperature. As will be discussed below, it is important to know the resistance to each well and substrate con-
tact seen by each sensitive pair of sources.  
 
C. Efficiency of charge deposition for generating SEL   
Once the sensitive areas of the array are defined for a given temperature with the previous technique, the next 
step is to understand how charge deposited in the vicinity of those areas interacts to create device latchup. More spe-
cifically, based on position relative to the sensitive device, how efficiently does deposited charge generate SEL? 
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Doping profiles, distance from a sensitive device, and distance to well or substrate contacts all influence this effi-
ciency.  Creating a quantitative map in 3D TCAD is computationally prohibitive and can generate non-physical re-
sults if the solution in section B is used for single event strikes.  However, all of the applicable variables are captured 
in 2D simulation.  Figure 8 shows an example of a CMOS design with the relevant device components for SEL. For 
this example, ion tracks of varying depth intersect the 2D device at normal incidence. For each X location and strike 
depth, the simulation is iterated to find a critical LET to an accuracy of 0.15 MeV/mg/cm2.  This is then converted to 
total charge deposited along the track length. Figure 8b shows the efficiency of charge deposition in the device nor-
malized to the most sensitive strike, which occurs just to the right of center, moving through the active area that con-
tains the N-source.  
 
 
 
 
Fig. 8. (a) An example CMOS SCR device. The well and substrate contacts are off the chart to the left and the right, respectively. The X direc-
tion used for the strike location offsets and the Y direction indicating strike depth are both in arbitrary units. For this example, the 
well/substrate junction depth is at 1.0 (b) Normalized efficiency for onset of latchup due to deposited charge with a normal strike at the offset 
location with varying track depths. (c) Figure 8b re-normalized based on the resistance to a well/substrate contact from the strike location. In 
the situation where the charge sees the same resistance when deposited in either the N-well or in the substrate, the N-well locations are far 
more sensitive. 
 
Both the strike offset (X dimension) and the strike lengths (Y-dimension) are normalized to arbitrary units.  The well 
depth is normalized to 1.0. The result of this kind of analysis is an understanding of how charge in different volumes 
of the device interacts to cause SEL.  One of the interesting results of this kind of analysis is that charge deposited in 
deeper areas of the device still has an impact on whether the device latches.  While Figure 8b indicates that charge 
deposited near the surface of the active devices is more efficient, charge deposited below well boundaries and epi-
taxial/p-well doping can still play a role.  This is due to the fact that SEL tends to be a much slower process (due to 
feedback mechanisms) than SEU. Figure 8c shows the first efficiency map rescaled by the resistance that the depos-
ited charge sees to the well or substrate contact.  The plot indicates that if the resistance of the N-well and the sub-
strate is the same, charge deposition in the N-well will dominate the SEL response.  This kind of sensitivity map is 
similar to those observed by other authors [7, 17, 21, 42, 43]. 
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D.  Model Calibration 
The final step of the process is to create a working model to predict event rate and/or cross section in a tool 
like MRED.  To make ensure the model conforms to the physically measured data, the latchup temperature thresh-
olds are examined, and the fluences needed to latch the parts are used in conjunction with the latchup sensitivity 
mapping and charge deposition efficiency for generating SEL from sections B and C.  Using SRIM [44, 45] or 
MRED, the LET of ions at the various tested angles can be determined after passing through the device over layers. 
Once defined, the efficiency of charge interaction in different areas of the device combined with the temperature 
threshold and angles for strikes that latchup the device will allow for the generation of a weighted sensitive volume 
structure for prediction of SEL. 
VI. SUMMARY 
This paper demonstrates a case of single-event latchup in 65 nm CMOS technology as well as experimen-
tally- and simulation-based explanations for the change in susceptibility observed as the temperature was increased. 
The experimental results are a clear example of why SEL testing needs to be done at multiple lateral orientations dur-
ing grazing angle tests.  Outlined here is a technique for the development of a predictive model for SEL in a regularly 
repeating structure to be used with Vanderbilt University’s MRED tool. If shown to be successful, the technique is 
easily extended to other CMOS devices with repeating layouts. 
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Single event latchup (SEL) in a 65 nm CMOS SRAM technology is 
observed and sensitivity is shown to be a strong function of 
lateral beam orientation, angle of incidence, and temperature.  The 
significance of these results is
 
discussed and the foundation for a 
predictive model of SEL is laid out for use with the MRED tool. 
Introduction -
 
The Latchup Problem
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• Single Event Latchup (SEL) is a problem for CMOS in the 
space environment
 
• Opposing trends determine SEL susceptibility with scaling:
• Previous work [15] suggests current broadbeam test methods 
that employ grazing angle only along a single axis are 
insufficient to determine device SEL susceptibility
 
• Experimental work supports theory that CMOS SEL 
vulnerability is a strong function of lateral  beam orientation 
(azimuthal angle)
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Experimental Setup
Most Sensitive Region for SEL and 
pass-thru location of simulated 
strikes [7,15,17,21,42,43]
Heavy Ion Test Results
• LET of 28.9 MeV/mg/cm2 tested at 50 and 84 °C 
• Grazing angles of 45°
 
and 78.5°
 
result in effective LETs of 40.9 and 145 
MeV/mg/cm2
 
• Beam continues when latchup occurs; therefore, off-normal results for 84 
°C are minimum values
 
• SEL cross-sections increase by 2-3x orders of magnitude from 50 to 84 °C   
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SEL Prediction Methodology
• To date no predictive model for SEL extensible to any desired space environment has been published.
• SEL cannot be parameterized by a single QCRIT
 
or a weighted-volume QCRIT
 
.
• Sensitivity is a strong function of position and temperature.
• Charge interaction ranges over much longer distances  than is typical for single event upset (SEU).
• Two important steps for creating SEL model
1.
 
Create a temperature-dependent  vulnerability map
2.
 
Determine how charge around sensitive nodes contributes to SEL
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Summary
• Experimental data validates hypothesis that SEL vulnerability is
 
a strong function of lateral beam 
orientation.
 
• Observation of SEL at the 65nm technology node
• Methodology for a robust predictive model for a memory technology is provided.
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Anode (P-Source) ( - ) Cathode (N-Source) t ( - )
Ion Energy at DUT 
(MeV/u)
LET 
(MeV/mg/cm2)
Ne 13.5 2.8
Ar 12.6 8.6
Cu 11.5 20.4
Kr 11.3 28.9
Vulnerability Increased by:
– Less charge needed to upset 
devices (↓
 
Qcrit
 
)
– Decreased source-source 
spacing (↑
 
β)
– Increased well and substrate 
resistances from narrower 
wells.
Vulnerability Decreased by:
– Lower Operating Voltages
– Decreased parasitic bipolar 
gain from higher doping 
concentrations
– Decreased well and substrate 
resistances from higher 
doping concentrations
• Device  under test (DUT) contains 8x 1Mbit SRAM banks
• 4x High-Density banks
• 2x High-Performance banks
• 2x Normal banks
• Operation at VDD = 1.2 V, VNWELL
 
= 1.8V
• Temperature of die controlled by thermocouple
• DUT tested at 0°
 
normal incidence, 45°, 78.5°
 
with both X-
 
and Y-
 
grazing angle  orientations
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The temperature of the die must be altered to fully 
characterize a device throughout the intended 
environment temperature range. (Above) Curves from 
a simulated parasitic SCR in CMOS showing holding  
voltage change with increasing temperature 
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Typical production SRAMs are highly directional. (Bottom Left) Example of a typical modern SRAM 
layout. Wells run in columns and have a high aspect ratio. (Bottom Center)  Depiction of device 
and beam orientation for grazing angle tests.  (Bottom Right) List of ions and energies used in 
this work 
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• Temperature threshold shown vs. LET/beam orientation (ion LET not 
adjusted for angle)
 
• With each ion/beam orientation, DUT exposed to 1x107
 
cm-2
 
fluence or 
until latch. If no SEL occurred, temperature was increased.
 
• Grazing angle (X and Y) strikes are at 78.5°
 
from normal incidence
• Neon (2.8 MeV/mg/cm2 ) and Argon (2.8 MeV/mg/cm2) demonstrate 
increased SEL susceptibility at Y-grazing vs. X-grazing angle.
 
• Red circles indicate SEL at lowest temperature tested (22°
 
C)
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• Experimental data validate strong lateral directionality for SEL
 
sensitivity.
• Several factors likely play into the increase in Y-grazing sensitivity: 
• Ideal charge placement between parasitic anode/cathode
• Charge interaction over several micrometers for SEL
• Long aspect ratio of N-well (most sensitive region exposing multiple 
anode/cathode pairs to potential SEL)
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• Due to single runs at each temperature, fluence to latch is plotted 
instead of SEL cross section.
 
• Each ion/orientation run to 1x107
 
cm-2
 
fluence or until latch 
• At 20 °C above the Y-grazing threshold, DUT is less sensitive to X-
 
grazing strikes.
 
• Argon results show similar trend with Y-grazing sensitivity increasing 
more rapidly than X-grazing sensitivity.
 
• Both low LET ion species demonstrate a strong lateral directionality for 
SEL sensitivity. 
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Initial Tests with Kr84
Temperature Thresholds at Grazing Angle
SEL Sensitivity w/ Angled Strikes (Neon and Argon)
Discussion and Analysis
Temperature-Dependent Vulnerability
• For each temperature, there is a unique vulnerability map based on distance from well/substrate contacts.
• Vulnerability can be determined by comparison of holding voltage
 
to VDD
 
.
• As temperature increases, larger sections of the SRAM column will become SEL vulnerable.
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The smallest repeating cell for SEL sensitivity is a column in 
the SRAM.  (Left) An example of simulation  technique 
for  accelerating analysis of sensitivity. A smaller device 
with resistances can be used to replace the full column. 
Asymmetric resistances account for different positions 
in the column. A plot of the positive injection curves for 
the two devices is shown. 
(Below Top) Example 2D TCAD device containing parasitic 
latchup structure  (Below Bottom) Charge interaction 
efficiency for strikes of different pathlength rastered 
across device surface at normal incidence 
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SEL Charge Interaction Efficiency
2.8 MeV/mg/cm2
 
Neon
8.6 MeV/mg/cm2
 
Argon
DUT and Beam Orientation
Test Ion Species
28.6 MeV/mg/cm2
 
Krypton
Example Full SRAM 
Column Approximation w/ 
Resistances
Anode/Cathode
Well/Substrate
Contacts
V
D
D
• LET needed to latch is determined for each X position and 
pathlength
 
in 2D TCAD
 
• Sensitivity decreases as charge is deposited further from 
anode/cathode
 
• Significant charge interaction occurs for charge deposited multiple  
microns away from most sensitive region
 
both depth and lateral 
offset directions
 
• Sensitivity map combined with charge interaction efficiency can be 
calibrated with known thresholds from experimental data.
 
• Technique can be used to create weighted sensitive volumes that 
vary for each SRAM cell in both N-well and P-well portions of 
column.
 
• Sensitive volumes can be used in conjunction with Vanderbilt 
University’s MRED tool for rate prediction.
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